Microprocessor 8085 Ppt By Gaonkar New May 2026

The Ultimate Guide to the Microprocessor 8085: Finding and Using the "New" Gaonkar PPT

Slide 8: Addressing Modes (With new examples)

• Immediate, Register, Direct, Indirect, Implicit.

What "New" Additions to Look For

If you find a PPT claiming to be "by Gaonkar new," check for these bonus slides that likely were added by modern educators updating the original material:

1. Microcontroller vs. Microprocessor comparison (Not originally in 8085 book, but added for context).
2. Introduction to Simulators (How to run 8085 code today without hardware).
3. Common University Viva Questions (List of 50+ questions asked in Mumbai, Pune, and VTU exams).
4. Stepper Motor & Traffic Light Interfacing (Practical applications Gaonkar mentions briefly, now expanded with circuit diagrams).

---

6. Memory and I/O interfacing

• Memory map: 16-bit addresses (0000H–FFFFH), separate memory and I/O space (256 I/O ports via IN/OUT).
• Memory interfacing signals: ALE used to latch lower address from multiplexed AD bus; RD/WR signals for memory read/write; control of 8-bit data bus.
• I/O interfacing: IN and OUT instructions read/write from 8-bit port addresses (00–FFH).
• Example peripheral interfacing: Interfacing 8255 PPI for parallel I/O; 8254/8253 for timers; 8259 PIC for priority interrupts; 8257 DMA; typical connection diagrams shown in Gaonkar PPTs.

Slide 11: Interrupts in 8085 (New priority chart)

• Maskable vs non-maskable.
• SIM & RIM instructions – revisited with modern analogies.

What Makes the "New" PPT Different from Old Ones?

| Feature | Old 8085 PPT | New (Gaonkar-Based) PPT | |--------|--------------|--------------------------| | Graphics | Static, blocky | Animated data paths, color-coded | | Programming | Text-heavy | Step-by-step simulation snippets | | Timing diagrams | Hard to follow | Animated T-states with highlights | | Interfacing | Only theoretical | Includes simulation screenshots | | Student engagement | Passive slides | Clickable sections, memory aids | microprocessor 8085 ppt by gaonkar new

Slide 4: Internal Architecture (The "New" Animated View)

• Traditional elements: Accumulator, Flag Register, Program Counter (PC), Stack Pointer (SP), General Purpose Registers (B, C, D, E, H, L).
• New PPT feature: Use click-triggered animations to show data flow between registers during an ADD B instruction.
• Key insight from Gaonkar: The W and Z temporary registers (internal, not programmer-visible) are highlighted.

Slide 11: Interrupts in the 8085 (New Simplified Chart)

• Hardware interrupts: TRAP (highest), RST 7.5, RST 6.5, RST 5.5, INTR.
• Software interrupts: RST 0–7.
• Gaonkar insight: Compare interrupt priority and masking using a table with checkmarks (enabled/disabled).

Slide 10: Stack & Subroutine (Gaonkar’s Classic Example)

• Concept of LIFO, SP register, PUSH/POP.
• Visual: A growing and shrinking stack diagram (animated as each PUSH occurs).
• Subroutine call: CALL DELAY – show PC saved to stack, then restored by RET.